CURRICULUM VITAE

SABYASACHI PRAMANIK

Shankhini Apartment, Front Block, Flat No. - A 3rd Floor, Haldia Township Midnapore (E), West Bengal

PIN: 721607

Ph.: +91-9333381133, +91-8918719823

E-mail: sabyalnt@gmail.com

Objective:

A versatile, analytical & hard working individual with a practical hands-on approach who always perseveres to achieve the best results. Excellent negotiation & problem solving skills & swiftly identifies the root of any problem & develops an effective solution. Proven ability to manage & complete projects to the highest standard, with a meticulous attention to details & within agreed deadlines.

Research Interests: Machine Learning, Data Hiding, Steganography. Reviewer of Journal of Computer Science (Scopus Indexed Journal)

Experience:

1. Presently working as an Assistant Professor in Haldia Institute of Technology in the department of Computer Science & Engineering from June 2008 - till date.

Responsibility:

- > Teaching subjects like DBMS, Microprocessor, Computer Architecture, Computer Network, Digital Electronics, Object Oriented Programming, Image Processing etc.
- > Guiding students with software projects.

Administrative Experience:

- Faculty-In-charge Training & Placement Cell, Haldia Institute of Technology from Dec' 2016- till date.
- 2. Worked in ISD (Information Systems Dept.) in Larsen & Toubro Limited, ECC Division, posted in Angul, Orissa (from Jan '07 to Jan '08)

Responsibility:

- ➤ Maintaining the site systems after implementation of Computerised Site Systems like Financial Accounting System, Site Material System, Costing System, Sub Contractor billing, Asset Management System, Sales Invoice System & Time Office System.
- > Giving support to all departments like Accounts, Store, Planning etc. for smooth running of Site systems.
- ➤ Loading of all System data to EIP Portal.

Educational Qualification:

DEGREE	BOARD / UNIVERSITY	PERCENTAGE OF MARKS	YEAR OF PASSING
Secondary Exam	W.B.B.S.E. (St. Xavier's School)	75.60 %	1995
Higher Secondary Exam	W.B.C.H.S.E. (St. Xavier's School)	74.00 %	1998
B.Tech (Electronics & Telecomm. Engg.)	Haldia Institute of Technology, Vidyasagar University	7.4 (DGPA)	2002
M. Tech (Computer Sc. & Engg.)	Vinayaka Missions University	71 %	2007
M. Tech (Digital Communication)	Sri Satya Sai University of Technology & Medical Sciences	8.2 (DGPA)	2016
PhD (Computer Sc. & Engg.)	Sri Satya Sai University of Technology & Medical Sciences		Thesis Submitted

- Arr GRE score 1190 / 1600. TOEFL score 250 / 300. (Score in the year 2002).
- > Got acceptance from US Universities like **Texas A & M University** and **Florida Atlantic University** for pursuing MS degree.

Short-Term Courses / Seminars / Workshops Attended:

- 1. Faculty Development Program on Machine Learning organized by Dept. of Computer Science & Engineering, Haldia Institute of Technology, March 13-15, 2019.
- 2. Delegate in International Conference on Digitization, Analytics, Crypto Currency and Block Chain Technology for Future Business Transformation, Haldia Institute of Technology, 20th Dec, 2017.
- 3. Faculty Development Program on Recent Challenges of Modern Computer Network Technologies organized by Dept. of Computer Science & Engineering, Haldia Institute of Technology, Aug 01-05, 2016.
- 4. Faculty Development Program on Recent Trends in Computing, organized by Dept. of Computer Science & Engineering, Haldia Institute of Technology, July 13-17, 2015.
- 5. Faculty Development Program on Bridging Gap between Academia & Industry, organized by IIPC & TPO Cell, Haldia Institute of Technology, Feb 5-11, 2015.
- 6. Complimentary Seminar on Matlab & Simulink for Engineering Education, MathWorks India, Park Hotel, Kolkata, Nov 7, 2014.
- 7. Winter School on Microcontrollers & Embedded Systems organized by Dept. of Electronics & Communication Engineering, HIT, Jan 12-16, 2009.
- 8. Short Term Training Program sponsored by Indian Society for Technical Education & All India Council for Technical Education (AICTE), Govt. of India, Jun 16-20, 2008.
- 9. Faculty Awareness Camp on Entrepreneurship sponsored by Indian Society for Technical Education and National Science & Technology, DST, Govt. of India, Jun 23-25, 2008.

Professional Activities:

1. Academic Counselor for **IGNOU** (**Indira Gandhi National Open University**), Study Center 2863, Haldia, with approval number IG/RSD/BD/EZ/RC-KOL/42/14/2355 for courses like Bachelor in Computer Application (BCA) & Masters in Computer Application (MCA) from academic year 2014 till date.

Guidance of M. Tech / B. Tech Thesis:

1. M.Tech: 03

2. B. Tech: 18 completed (3 ongoing)

Industrial Collaboration:

➤ Wipro Certified Faculty. Took training in Java / J2EE in **Wipro Technologies Ltd.** in Electronic City, Bengaluru from 7th May – 18th May, 2018.

Journals Published

- 1. **Sabyasachi Pramanik**, R. P. Singh and Ramkrishna Ghosh, "Application of Bi-orthogonal Wavelet Transform and Genetic Algorithm in Image Steganography", Multimedia Tools and Applications, https://doi.org/10.1007/s11042-020-08676- 2020, (**SCI-Indexed**).
- 2. Ramkrishna Ghosh, S. Mohanty and **Sabyasachi Pramanik**, "Low Energy Adaptive Clustering Hierarchy (LEACH) Protocol for Extending the Lifetime of the Wireless Sensor Network", International Journal of Computer Science & Engineering, vol. 7, issue-6, pp. 1118-1124, 2019.
- 3. **S. Pramanik**, Dr. R. P. Singh and Ramkrishna Ghosh, "A New Encrypted Method in Image Steganography", International Journal of Electrical and Computer Engineering, vol. 14, issue-3, pp. 1412-1419. [Scopusindexed]
- 4. **S. Pramanik** and S. K. Bandyopadhyay, "High Capacity Hybrid Model in Image Steganography using Genetic Algorithm with Particle Swarm Optimization and Bi-Orthogonal Wavelet Transform", Jokull Journal, vol. 64, pp. 265-285, 2014.
- 5. **S. Pramanik** and S. K. Bandyopadhyay, "Image Steganography Using Wavelet Transform and Genetic Algorithm", International Journal of Innovative Research in Advanced Engineering, vol. 1 pp. 1-4, 2014.
- 6. **S. Pramanik** and S. K. Bandyopadhyay, "An Innovative Approach in Steganography", Scholars Journal of Engineering and Technology, pp. 276-280.
- 7. **S. Pramanik** and S. K. Bandyopadhyay, "Application of Steganography in Symmetric Key Cryptography with Genetic Algorithm", International Journals of Engineering and Technology, vol. 10, pp. 1791-1799, 2013.
- 8. **S. Pramanik** and T.S. Das, "A Framework for Digital Image Steganography", International Journal of Advanced Trends in Computer Science and Engineering, vol. 2, pp. 26-30, 2013.
- 9. **S. Pramanik** and S. K. Bandyopadhyay, "Hiding Secret Message in an Image", International Journal of Innovative Science, Engineering and Technology, vol. 1 pp. 553-559, 2014.

Conferences Attended:

- 1. **Sabyasachi Pramanik**, Samir Kumar Bandyopadhyay and Ramkrishna Ghosh, "Signature Image Hiding in Color Image using Steganography Based on Digital Signature Concepts", 2nd **IEEE** International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), 2020, (Accepted).
- 2. **S. Pramanik** and T.S. Das, "A Framework for Digital Image Steganography", International Conference on Advances in Computer Science and Engineering, pp. 26-30, 2013.
- 3. **Sabyasachi Pramanik**, Dr. R. P. Singh, "Role of Steganography in Security Issues", International Conference on Advance Studies in Engineering and Sciences, pp. 1225-1230, 2017.
- 4. **Sabyasachi Pramanik**, Dr. R. P. Singh, "Cryptographic Approach using Graph Plotting", 2nd **IEEE** International conference on Electronics, Communication and Aerospace Technology, pp. 602-607, 2018
- 5. **Sabyasachi Pramanik**, R. P. Singh and Ramkrishna Ghosh, "Steganography with Modified LSB Technique Blended with Asymmetric Cryptography", **IEEE** International Conference on Inventive Computation Technologies (ICICT-2018).

Technical Expertise:

Programming: C, C++, JAVA
 Web Design: HTML, CSS, Javascript, JSP, Servlet

Databases : Oracle, MS SQL, PL – SQL

 Platforms : Enterprise Linux Solaris, Windows 20
 Open Source : Netbeans IDE, Eclipse IDE, Tomcat : Enterprise Linux Solaris, Windows 2000, XP, Vista, Ubuntu Servers

> Tools : Matlab, Xilinx

I hereby declare that the above furnished details are true to the best of my knowledge and belief.